A low-power low-voltage bandgap reference using the peaking current mirror circuit with MOSFETs operated in the subthreshold region is presented. A demonstrative chip was fabricated in 0.35 mm CMOS technology, achieving the minimum supply voltage 1.4 V, the reference voltage around 580 mV, the temperature coefficient 62 ppm= C, the supplied current 2.3 mA, and the power supply noise rejection ratio of À84 dB at 1 kHz.
Introduction: Since the bandgap reference was proposed in [1] , many bandgap reference circuits have been designed to decrease the temperature sensitivity, the power dissipation, and the supply voltage [2] [3] [4] . Recently, particular research on generating a low-power and low-voltage reference was based on exploiting the properties of devices operated in the subthreshold region [5] . To obtain a lowpower consumption, the operated current should be modest. The peaking circuit [2, 6, 7] , with the MOSFETs operated in the weakinversion region, has been recognised as a useful low-current reference. This Letter exploits the peaking circuit to realise a low-power low-voltage reference source. The proposed reference circuit merely consists of a self-biased peaking current source with a series resistor; thus it is easy to design, simple to realise and can meet the low-power, low-voltage requirement.
Circuit configuration: The proposed reference circuit is depicted in Fig. 1 . The elements M 3 , M 4 and R 1 constitute the peaking current source, while the elements M 1 and M 2 , connected in a current mirror, serve for realising the function of self-biasing. The MOSFETs M 3 , M 4 are designed to operate in the subthreshold region such that the required low supply voltage, low power consumption, and low reference voltage output can be achieved. The M 1 , M 2 mirror is designed to make the drain currents of M 3 and M 4 operate in the peaking relation, then the voltage across R 1 is proportional to the absolute temperature (PTAT). Hence, the resistor ratio R 2 =R 1 can be used to compensate for the variation of the gate-source voltage of M 3 with respect to the temperature. A steady reference voltage output, V out , is therefore obtained. Circuit analysis: For an n-MOSFET of aspect ratio W=L operated in the subthreshold region, its drain current is given by [2] ,
where X denotes the thickness of the depletion layer, D n the electron diffusion constant, n p0 the electron density in the p-type silicon, V T ¼ kT=q the thermal voltage, and N, C are constants. Denote
can be expressed as
Note that the factor exp(ÀV DS =V T ) is neglected because in the circuit the operated drain-source voltage of each MOSFET is much greater than 3V T . The relation between two currents, therefore, is
The circuit configuration, as shown, constrains the difference between two gate-source voltages of M 3 , M 4 in a relation given by
Substituting (4) into (3), we obtain
The peaking circuit is designed such that I D4 is at its peaking value. It can be achieved by zeroing the derivative of I D4 with respect to I D3 using (5), yielding the design condition to maintain the current peaking
If the condition is satisfied, then the drain currents of M 3 , M 4 , via (5), are related by
Hence, the self-biasing mirror is designed to make I D3 , I D4 satisfy the relation in (7); consequently, the peaking condition (6) (6), is therefore PTAT. Using this property, we obtain the reference voltage output V out as follows
Note that the drain current of M 3 is also PTAT. It has been known [2] that for an n-MOSFET with a PTAT drain current, the voltage V GS3 with respect to the temperature can be expressed as
where the constants A 0 , A 1 and A 2 are dependent on the process technology. Hence, the resistor ratio R 2 =R 1 can be designed to make the temperature coefficient of V out equal zero at a selected temperature T 0 ; i.e. which yields Design example: An example design has been implemented in standard 0.35 mm CMOS technology for verification. In this design, we let I D4 ¼ I D3 by setting the dimensions of M 1 , M 2 identical to each other in the mirror circuit. Thus, using (7) we obtain K 4 =K 3 ¼ e, the ratio between the aspect ratio of M 3 and that of M 4 is determined.
Since the process technology has the parameter N at about 2.06, we set R 1 ¼ 50 kO such that the drain current of M 3 at room temperature, by (6) , is approximately equal to 1 mA. We obtain the parameters A 0 , A 1 , A 2 using the curve-fitting technique via the least-squares method from the SPICE post-simulation data. Then, setting the nominal temperature T 0 ¼ 300 K (27 C) and using (10), we have R 2 ¼ 58 kO. The designed aspect ratios of MOSFETs and other element values are listed in Table 1 . Note that small aspect ratios of M 1 , M 2 are chosen to obtain a higher output impedance and yield a better performance of line regulation. The required area of the chip is about 0.126 mm 2 . The reference output voltages of six test chips have been measured with the supply voltages V ss set at 1.4, 1.7, 2, 2.3, 2.6, 2.9, 3 or 3.3 V and temperatures at 0, 27, 43, 57 or 70 C. The measured reference output voltages against temperatures with V ss of 1.4, 2, 3 V are shown in Fig. 2 . In Fig. 3 , the output voltages against supply voltages with the temperature at 0, 27, 57 C are depicted. The nominal specifications are listed in Table 2 . Conclusion: A low-power, low-voltage reference circuit using the peaking circuit with MOSFETs operated in the subthreshold region is reported. The reference output voltage is around 580 mV, the operated current 2.3 mA, and the minimum supply voltage 1.4 V. This circuit is easy to design, simple to realise, and suitable for use in low-power, low-voltage applications.
